

## EXHIBIT 042

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
1. An integrated circuit comprising:	<p>Without conceding that the preamble of claim 1 of the '2893 Patent is limiting, the OnePlus 10T (hereinafter, the “OnePlus product”) includes an integrated circuit.</p> <p>For example, the OnePlus product includes the Snapdragon 8+ Gen 1 Mobile Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div data-bbox="468 548 955 1079">  <p>The image shows a light green OnePlus 10T smartphone from the back, highlighting its quad-camera setup. Next to it is a black smartphone displaying the 'Never Settle' slogan. A small Snapdragon logo is also present.</p> </div> <div data-bbox="1087 634 1436 690"> <h2>OnePlus 10T</h2> </div> <div data-bbox="1087 717 1705 748"> <p>Powered by Snapdragon 8+ Gen 1 Mobile Platform</p> </div> <div data-bbox="1087 776 1841 1002"> <p>OnePlus 10T 5G is the speed-leading flagship delivering ultimate performance. Driven relentlessly by the fastest charging in OnePlus history and the powerful Snapdragon 8+ Gen 1 mobile platform, this is a phone built to evolve beyond speed. It has Qualcomm FastConnect 6900 for premium Wi-Fi connectivity and a Kryo CPU for unbeatable performance.</p> </div> <div data-bbox="464 1083 1673 1118"> <p><a href="https://www.qualcomm.com/snapdragon/device-finder/smartphones/oneplus-10t">https://www.qualcomm.com/snapdragon/device-finder/smartphones/oneplus-10t</a></p> </div>

<sup>1</sup> The OnePlus product is charted as a representative product made used, sold, offered for sale, and/or imported by OnePlus. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.


**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
a plurality of functional blocks; and	The Snapdragon SoC included in the OnePlus product includes a plurality of functional blocks, for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU):

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”



'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<div data-bbox="478 293 911 440">  <b>Snapdragon</b>  8+ mobile platform  Gen 1 </div> <div data-bbox="1528 318 1831 342">SPECIFICATIONS &amp; FEATURES</div> <div data-bbox="478 508 705 532"><b>Artificial Intelligence</b></div> <div data-bbox="478 545 903 821"> <hr/> Qualcomm® Adreno™ GPU  <hr/> Qualcomm® Kryo™ CPU  <hr/> Qualcomm® Hexagon™ Processor <ul style="list-style-type: none"> <li>• Fused AI Accelerator <ul style="list-style-type: none"> <li>• Hexagon Tensor Accelerator</li> <li>• Hexagon Vector eXtensions</li> <li>• Hexagon Scalar Accelerator</li> </ul> </li> <li>• Support for mix precision( INT8+INT16)</li> <li>• Support for all precisions (INT8, INT16, FP16)</li> </ul> <hr/> Qualcomm® Sensing Hub </div> <div data-bbox="478 850 728 875"><b>5G Modem-RF System</b></div> <div data-bbox="478 888 903 1260"> <hr/> Snapdragon® X65 5G Modem-RF System <ul style="list-style-type: none"> <li>• 5G mmWave and sub-6 GHz, standalone</li> <li>• (SA) and non-standalone (NSA) modes, FDD, TDD</li> <li>• Dynamic Spectrum Sharing</li> <li>• mmWave: 8 carriers, 2x2 MIMO</li> <li>• Sub-6 GHz: 4x4 MIMO</li> <li>• Qualcomm® 5G PowerSave 2.0</li> <li>• Qualcomm® Smart Transmit™ 2.0 technology</li> <li>• Qualcomm® Wideband Envelope Tracking</li> <li>• Qualcomm® AI-Enhanced Signal Boost</li> <li>• Global 5G multi-SIM</li> </ul> <hr/> Downlink: Up to 10 Gbps  <hr/> Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, CDMA 1x, EV-DO, GSM/EDGE </div> <div data-bbox="947 508 1035 532"><b>Camera</b></div> <div data-bbox="947 545 1371 1278"> <hr/> Qualcomm Spectra™ Image Signal Processor <ul style="list-style-type: none"> <li>• Triple 18-bit ISPs</li> <li>• Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP)</li> <li>• Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 200 Megapixel Photo Capture</li> </ul> <hr/> Rec. 2020 color gamut photo and video capture  <hr/> Up to 10-bit color depth photo and video capture  <hr/> 8K HDR Video Capture + 64 MP Photo Capture  <hr/> 10-bit HEIF: HEIC photo capture, HEVC video capture  <hr/> Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision  <hr/> 8K HDR Video Capture @ 30 FPS  <hr/> 4K Video Capture @ 120 FPS  <hr/> Slow-mo video capture at 720p @ 960 FPS  <hr/> Bokeh Engine for Video Capture  <hr/> Video super resolution  <hr/> Multi-frame Noise Reduction (MFNR)  <hr/> Locally Motion Compensated Temporal Filtering  <hr/> Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support  <hr/> AI-based face detection, auto-focus, and </div> <div data-bbox="1409 508 1461 532"><b>CPU</b></div> <div data-bbox="1409 545 1831 621"> <hr/> Kryo CPU <ul style="list-style-type: none"> <li>• Up to 3.2 GHz, with Arm Cortex-X2 technology</li> <li>• 64-bit Architecture</li> </ul> </div> <div data-bbox="1409 654 1602 678"><b>Visual Subsystem</b></div> <div data-bbox="1409 691 1831 990"> <hr/> Adreno GPU <ul style="list-style-type: none"> <li>• Vulkan® 1.1 API support</li> <li>• HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> <li>• Physically Based Rendering</li> <li>• Volumetric Rendering</li> <li>• Adreno Frame Motion Engine</li> <li>• API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1</li> <li>• Hardware-accelerated H.265 and VP9 decoder</li> <li>• HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision</li> </ul> </div> <div data-bbox="1409 1023 1499 1047"><b>Security</b></div> <div data-bbox="1409 1060 1831 1265"> <hr/> Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU)  <hr/> Trust Management Engine  <hr/> Qualcomm® wireless edge services (WES) and premium security features  <hr/> Qualcomm® 3D Sonic Sensor and Qualcomm® 3D Sonic Max (fingerprint sensor)  <hr/> Qualcomm® Type-1 Hypervisor </div>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**  
**“Integrated circuit with data communication network and IC design method”**

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<div data-bbox="472 289 898 933"> <p><b>Wi-Fi &amp; Bluetooth*</b></p> <hr/> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> <li>• Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax),</li> <li>• Wi-Fi 5 (802.11ac), 802.11a/b/g/n</li> <li>• Wi-Fi Spectral Bands: 24 GHz, 5 GHz, 6 GHz</li> <li>• Peak speed: 3.6 Gbps</li> <li>• Channel Bandwidth: 20/40/80/160 MHz</li> <li>• 8-stream sounding (for 8x8 MU-MIMO)</li> <li>• MIMO Configuration: 2x2 (2-stream)</li> <li>• MU-MIMO (Uplink &amp; Downlink)</li> <li>• 4K QAM</li> <li>• OFDMA (Uplink &amp; Downlink)</li> <li>• 4-Stream (2x2 + 2x2) Dual Band Simultaneous (DBS)</li> <li>• Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal</li> </ul> <hr/> <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> <li>• Bluetooth Features: Bluetooth® 5.3, LE Audio, Dual Bluetooth antennas</li> <li>• Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio</li> </ul> <hr/> <p><b>snapdragon.com</b></p> </div> <div data-bbox="940 289 1367 812"> <p>auto-exposure</p> <p><b>Audio</b></p> <hr/> <p>Qualcomm Aqstic™ audio codec (WCD9385)</p> <hr/> <p>New Qualcomm Aqstic smart speaker amplifier (WSA8835)</p> <hr/> <p>Total Harmonic Distortion + Noise (THD+N), Playback: -108dB</p> <hr/> <p>Qualcomm® Audio and Voice Communication Suite</p> <hr/> <p><b>Display</b></p> <hr/> <p>On-Device Display Support:</p> <ul style="list-style-type: none"> <li>• 4K @ 60 Hz</li> <li>• QHD+ @ 144 Hz</li> </ul> <hr/> <p>Maximum External Display Support: up to 4K @ 60 Hz</p> <ul style="list-style-type: none"> <li>• 10-bit color depth, Rec. 2020 color gamut</li> <li>• HDR10 and HDR10+</li> </ul> <hr/> <p>Demura and subpixel rendering for OLED Uniformity</p> </div> <div data-bbox="1409 289 1835 909"> <p><b>Charging</b></p> <hr/> <p>Qualcomm® Quick Charge™ 5 Technology</p> <hr/> <p><b>Location</b></p> <hr/> <p>GPS, Glonass, BeiDou, Galileo, QZSS, NavIC capable</p> <hr/> <p>Dual Frequency GNSS (L1/L5)</p> <hr/> <p>Sensor-Assisted Positioning</p> <ul style="list-style-type: none"> <li>• Urban pedestrian navigation with sidewalk accuracy</li> <li>• Global freeway lane-level vehicle navigation</li> </ul> <hr/> <p><b>Memory</b></p> <hr/> <p>Support for LP-DDR5 memory up to 3200 MHz</p> <hr/> <p>Memory Density: up to 16 GB</p> <hr/> <p><b>General Specifications</b></p> <hr/> <p>Full Suite of Snapdragon Elite Gaming™ features</p> <hr/> <p>4 nm Process Technology</p> <hr/> <p>USB Version 3.1; USB Type-C Support</p> <hr/> <p>Part Number: SM8475</p> </div> <div data-bbox="472 993 1835 1120"> <p><small>*Snapdragon 8+ Gen 1 Mobile Platform also available in 3 GHz CPU version. Maximum CPU speed will vary based on platform version. Consult OEM specifications for device CPU speed. Certain optional features available subject to Carrier and OEM selection for an additional fee.</small></p> <p><small>Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Smart Transmit, Qualcomm Wideband Envelope Tracking, Qualcomm AI-Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Aqstic, Qualcomm 3D Sonic Sensor, Qualcomm Type-1 Hypervisor, Qualcomm Adreno, Qualcomm Sensing Hub, Qualcomm 3D Sonic Max, Qualcomm FastConnect, Snapdragon Sound, Qualcomm aptX, Snapdragon Elite Gaming, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries.</small></p> <p><small>Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kryo, Smart Transmit, Qualcomm Spectra, Qualcomm Aqstic, Snapdragon Sight, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd.</small></p> <p><small>©2022 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</small></p> </div> <p><a href="https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-plus-Gen-1-Product-Brief.pdf">https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-plus-Gen-1-Product-Brief.pdf</a></p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
a data communication network comprising a plurality of network stations being interconnected via a plurality of communication channels for communicating data packages between the functional blocks,	<p>The Snapdragon SoC included in the OnePlus product includes a data communication network comprising a plurality of network stations being interconnected via a plurality of communication channels for communicating data packages between the functional blocks, either literally or under the doctrine of equivalents.</p> <p>The Snapdragon SoC included in the OnePlus product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) as a data communication network:</p> <div data-bbox="478 651 1031 1338">       <p>Arteris-developed NoC technology is the backbone of <b>Snapdragon application processors &amp; LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</b></p> <p><b>LEARN MORE »</b></p> </div>


**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p data-bbox="464 293 1680 326"><a href="https://web.archive.org/web/20210514110614/https://www.artemis.com/customers">https://web.archive.org/web/20210514110614/https://www.artemis.com/customers</a></p> <p data-bbox="541 334 1325 378">Certain Arteris Technology Assets Acquired</p> <p data-bbox="747 410 1115 435">by <b>Kurt Shuler</b>, on October 31, 2013</p> <p data-bbox="474 475 1220 500">Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p data-bbox="474 524 1381 630">SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial <b>network-on-chip (NoC) interconnect IP</b> solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p data-bbox="478 662 1325 813"><b>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.</b></p> <p data-bbox="1199 854 1344 878"><b>ARTERIS IP</b></p> <p data-bbox="1083 927 1344 946"><i>K. Charles Janac, President and CEO, Arteris</i></p> <p data-bbox="464 1011 1764 1084"><a href="https://www.artemis.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31">https://www.artemis.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31</a>; <a href="https://www.fiercewireless.com/tech/qualcomm-acquires-artemis-noc-tech-assets-team">https://www.fiercewireless.com/tech/qualcomm-acquires-artemis-noc-tech-assets-team</a></p> <p data-bbox="464 1133 1829 1203">A large SoC, such as the Snapdragon SoC included in the OnePlus product may include multiple classes of Arteris NoC data communication network:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p data-bbox="499 300 1543 349"><b>Logical Interconnect Topology Development</b></p> <p data-bbox="499 365 1365 389">FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <ul data-bbox="499 852 1711 950" style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> <p data-bbox="472 990 598 1015"><b>ARTERIS IP</b></p> <p data-bbox="1060 998 1218 1015">ISPD 2018, 28 March 2018</p> <p data-bbox="1606 998 1816 1015">Copyright © 2018 Arteris IP   9</p> <p data-bbox="462 1079 1837 1153">See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p> <p data-bbox="462 1193 1848 1307">The Arteris NoC in the Snapdragon SoC included in the OnePlus product is a data communication network comprising a plurality of network stations being interconnected via a plurality of communication channels for communicating data packages between the functional blocks.</p>



**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>For example, the Arteris NoC uses Network Interface Units (NIUs) “at the boundary of the NoC” and which “connect[] IP blocks to the network”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p> <p>As a further illustration, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312.</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
each data package comprising N data elements including a data element comprising routing information for the network stations, N being an integer of at least two,	<p>In the Arteris NoC utilized by the Snapdragon SoC included in the OnePlus product, each data package comprising N data elements including a data element comprising routing information for the network stations, N being an integer of at least two, either literally or under the doctrine of equivalents.</p> <p>For example, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p><b>11.3.1.2 Transport Layer</b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313.</p> <p>As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals”:</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>		
	StartOfs	2 bits	Start offset
	StopOfs	2 bits	Stop offset
	WrpSize	4 bits	Wrap size
	Rsv	Variable	Reserved
	CtlId	4 bits/3 bits	Control identifier, for control packets only
	CtlInfo	Variable	Control information, for control packets only
	EvtId	User defined	Event identifier, for event packets only

35

29 28

25 24

15 14

5 4 3

0

Header

Info

Len

Master Address

Slave Address

Prs

Opcode

Necker

Tag

Err

Slave offset

StartOfs

StopOfs

Data

BE

Data Byte

BE

Data Byte

BE

Data Byte

BE

Data Byte

Data

BE

Data Byte

BE

Data Byte

BE

Data Byte

BE

Data Byte

32 31 30

27 26

20 19

14 13

5 4 3

0

Header

Rsv

Len

Info

Tag

Master Address

Prs

Opcode

Data

CE

Data

Data

CE

Data

FIGURE 11.2

NTTP packet structure.

Networks-On-Chips Theory and Practice,

<https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>,

at 313, 314-315.



**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
<p>the plurality of network stations comprising a plurality of data routers and a plurality of network interfaces, each of the data routers being coupled to a functional block via a network interface,</p>	<p>In the Arteris NoC utilized by the Snapdragon SoC included in the OnePlus product, the plurality of network stations comprise a plurality of data routers and a plurality of network interfaces, each of the data routers being coupled to a functional block via a network interface, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs) “at the boundary of the NoC” and which “connect[] IP blocks to the network”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>




**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>As a further illustration, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)****“Integrated circuit with data communication network and IC design method”**


'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312.</p> <p>As a further illustration of the routers in the Arteris NoC:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

"Integrated circuit with data communication network and IC design method"

**11.3.3.2 Routing**

The switch extracts the destination address and possibly the scattering information from the incoming packet header and necker cells, and then selects an output port accordingly. For a request switch, the destination address is the slave address and the scattering information is the master address

**FIGURE 11.6**

Packet transportation unit: Router architecture.

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>As a further illustration of the network interfaces in the Arteris NoC:</p> <p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always</p> <p><i>Id.</i> at 318.</p>
the data communication network comprising a first network station and a second network station interconnected through a first communication channel, the data communication	<p>In the Arteris NoC utilized in the Snapdragon SoC included in the OnePlus product, the data communication network comprising a first network station and a second network station interconnected through a first communication channel, the data communication network further comprising M*N data storage elements, M being a positive integer, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs) “at the boundary of the NoC” and which “connect[] IP blocks to the network”:</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
network further comprising M*N data storage elements, M being a positive integer,	<p data-bbox="520 305 982 345"><b>11.3.1.1 Transaction Layer</b></p> <p data-bbox="520 362 1787 537">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="594 581 1314 678" style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p data-bbox="520 722 1787 857">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p> <p data-bbox="510 885 1801 1295">on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>




**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)***“Integrated circuit with data communication network and IC design method”*

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>As a further illustration, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312.</p> <p>As a further example, a “delay pipeline is automatically inserted in the input controller to keep data and routing information in phase” and an input pipe “introduces a one-word-deep FIFO”:</p>



**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Depending on the kind of routing table chosen, more than one cycle may be required to make a decision. A delay pipeline is automatically inserted in the input controller to keep data and routing information in phase, thus guaranteeing one-word-per-cycle peak throughput. Routing tables select the output port that a given packet must take. The route decision is based on the</p> <p>* * *</p> <p>The input pipe is optional and may be inserted individually for each input port. It introduces a one-word-deep FIFO between the input controller and the crossbar and can help timing closure, although at the expense of one supplementary latency cycle.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 322.</p> <p>As a further example, the crossbar may have pipeline storage elements and the output controller contains a FIFO storage element “with as many words as there are date pipelined in the crossbar”:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”


'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>The crossbar implements datapath connection between inputs and outputs. It uses the connection matrix produced by the arbiter to determine which connections must be established. It is equivalent to a set of <math>m</math> muxes (one per output port), each having <math>n</math> inputs (one per input port). If necessary, the crossbar can be pipelined to enhance timing. The number of pipeline stages can be as high as <math>\max(n, m)</math>.</p> <p>The output controller constructs the output stream. It is also responsible for compensating crossbar latency. It contains a FIFO with as many words as there are data pipelined in the crossbar. FIFO flow control is internally managed with a credit mechanism. Although FIFO is typically empty, should the output port become blocked, it contains enough buffering to flush the crossbar. When necessary for timing reasons, a pipeline stage can be introduced at the output of the controller.</p> <p><i>Id.</i> at 323.</p> <p>The buffering and pipeline stages are shown in the following depiction of the router architecture of the Arteris NoC:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

"Integrated circuit with data communication network and IC design method"

**11.3.3.2 Routing**

The switch extracts the destination address and possibly the scattering information from the incoming packet header and necker cells, and then selects an output port accordingly. For a request switch, the destination address is the slave address and the scattering information is the master address



**FIGURE 11.6**  
Packet transportation unit: Router architecture.

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

‘2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>Id.</i> at 320.</p> <p>As another example, the “fwdPipe” parameter “introduces a true pipeline register on the forward signals” and “inserts the DFFs required to register a full data word as well as with control signals, and a cycle delay is inserted for packets traveling this path”:</p> <p>get frequency, process, or floor plan. The opportunity to break long paths is present on most MINI transmission ports, and is controlled through a parameter named fwdPipe: when set, this parameter introduces a true pipeline register on the forward signals, and effectively breaks the forward path. The parameter inserts the DFFs required to register a full data word as well as with control signals, and a cycle delay is inserted for packets traveling this path.</p> <p><i>Id.</i> at 323-324.</p>
the data communication introducing a delay of M*N cycles on the first communication channel when the data communication	<p>In the Arteris NoC utilized in the Snapdragon SoC included in the OnePlus product, the data communication introducing a delay of M*N cycles on the first communication channel when the data communication network identifies the first communication channel as having a data transfer delay exceeding a predefined delay threshold, either literally or under the doctrine of equivalents.</p> <p>For example, a “delay pipeline is automatically inserted in the input controller to keep data and routing information in phase” and an input pipe “introduces a one-word-deep FIFO”:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
network identifies the first communication channel as having a data transfer delay exceeding a predefined delay threshold.	<p>Depending on the kind of routing table chosen, more than one cycle may be required to make a decision. A delay pipeline is automatically inserted in the input controller to keep data and routing information in phase, thus guaranteeing one-word-per-cycle peak throughput. Routing tables select the output port that a given packet must take. The route decision is based on the</p> <p>* * *</p> <p>The input pipe is optional and may be inserted individually for each input port. It introduces a one-word-deep FIFO between the input controller and the crossbar and can help timing closure, although at the expense of one supplementary latency cycle.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 322.</p> <p>As a further example, the crossbar may have pipeline storage elements and the output controller contains a FIFO storage element “with as many words as there are date pipelined in the crossbar”:</p>



## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”


'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p>The crossbar implements datapath connection between inputs and outputs. It uses the connection matrix produced by the arbiter to determine which connections must be established. It is equivalent to a set of <math>m</math> muxes (one per output port), each having <math>n</math> inputs (one per input port). If necessary, the crossbar can be pipelined to enhance timing. The number of pipeline stages can be as high as <math>\max(n, m)</math>.</p> <p>The output controller constructs the output stream. It is also responsible for compensating crossbar latency. It contains a FIFO with as many words as there are data pipelined in the crossbar. FIFO flow control is internally managed with a credit mechanism. Although FIFO is typically empty, should the output port become blocked, it contains enough buffering to flush the crossbar. When necessary for timing reasons, a pipeline stage can be introduced at the output of the controller.</p> <p><i>Id.</i> at 323.</p> <p>The buffering and pipeline stages are shown in the following depiction of the router architecture of the Arteris NoC:</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

"Integrated circuit with data communication network and IC design method"

**11.3.3.2 Routing**

The switch extracts the destination address and possibly the scattering information from the incoming packet header and necker cells, and then selects an output port accordingly. For a request switch, the destination address is the slave address and the scattering information is the master address

**FIGURE 11.6**

Packet transportation unit: Router architecture.

**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**



“Integrated circuit with data communication network and IC design method”

’2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>Id.</i> at 320.</p> <p>As another example, the “fwdPipe” parameter “introduces a true pipeline register on the forward signals” and “inserts the DFFs required to register a full data word as well as with control signals, and a cycle delay is inserted for packets traveling this path”:</p> <p>get frequency, process, or floor plan. The opportunity to break long paths is present on most MINI transmission ports, and is controlled through a parameter named fwdPipe: when set, this parameter introduces a true pipeline register on the forward signals, and effectively breaks the forward path. The parameter inserts the DFFs required to register a full data word as well as with control signals, and a cycle delay is inserted for packets traveling this path.</p> <p><i>Id.</i> at 323-324.</p> <p>As another example, pipelines may be automatically inserted by the Arteris NoC to close timing:</p>





**U.S. Patent No. 8,072,893 (Dielissen & Rijpkema)**

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<div data-bbox="499 305 1371 959"> <h3>Adding Pipelines Automatically</h3> <ul style="list-style-type: none"> <li>○ Evaluate all timing arcs in the NoC interconnect</li> <li>○ Distance and logic depth dictate number of pipeline stages</li> <li>○ Placement of the NoC units is predicted by FlexNoC</li> </ul> <p>  = New pipelines inserted by FlexNoC Physical to close timing         </p>  <p>Copyright © 2015 Arteris 14</p> </div> <p>Using SoC Interconnect IPs to Improve Physical Layout, <a href="http://mpsoc-forum.org/archive/2015/slides/45B-Charles%20Janac.pdf">http://mpsoc-forum.org/archive/2015/slides/45B-Charles%20Janac.pdf</a>, at slide 14.</p> <p>As a further illustration, the Arteris NoC includes pipelining for distance spanning when traveling “~6mm” has a propagation delay of “~400ps/mm”, requiring at least “2400ps to span the Distance”; thus requiring “at least 3 pipeline stages and 4 clock cycles to meet timing.”</p>

## U.S. Patent No. 8,072,893 (Dielissen &amp; Rijpkema)

“Integrated circuit with data communication network and IC design method”

'2893 Patent Claim	OnePlus Product Including Snapdragon System on Chip <sup>1</sup>
	<div data-bbox="525 305 1722 365"> <h2 style="color: orange;">Wire Delays – Can't Cross a Chip in 1 Clock Cycle</h2> </div> <div data-bbox="525 370 1404 402"> <p>PHYSICAL DISTANCE DICTATES THE NUMBER OF PIPELINE STAGES</p> </div> <div data-bbox="678 443 879 680">  <p>Clock Cycles</p> </div> <div data-bbox="525 745 1518 885"> <ul style="list-style-type: none"> <li>• Interconnect Frequency: 1.2GHz = 833ps</li> <li>• Distance to travel = ~6mm</li> <li>• Propagation delay = ~400ps/mm in 16nm FinFET; Needs 2400ps to span the distance</li> <li>• Requires at least 3 pipeline stages and 4 clock cycles to meet timing</li> </ul> </div> <div data-bbox="525 898 1803 964" style="background-color: orange; color: white; padding: 5px;"> <p>Large 14nm FinFET SoC may have &gt;6,000 pipelines with 6K factorial pipeline combinations and 60 timing parameters – Too much for human comprehension!</p> </div> <div data-bbox="1178 428 1820 779">  <p>7.45 mm</p> <p>5.75 mm</p> <p>Legend:</p> <ul style="list-style-type: none"> <li>Endpoint (NIU)</li> <li>1-cycle path</li> <li>Pipeline</li> </ul> </div> <div data-bbox="495 990 634 1021"> <p>ARTERIS<sup>IP</sup></p> </div> <div data-bbox="1083 995 1241 1016"> <p>ISPD 2018, 28 March 2018</p> </div> <div data-bbox="1617 995 1841 1016"> <p>Copyright © 2018 Arteris IP   3</p> </div> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 3.</p>